Copy and Edit

Vhdl source file

Description

CSD project_1 (EX1A)
Cristina Pérez9355
Mind Map by Cristina Pérez9355, updated more than 1 year ago
Cristina Pérez9355
Created by Cristina Pérez9355 over 8 years ago
34
0
0

Resource summary

Vhdl source file
  1. synthesis
    1. circuit synthesized for a target chip PDL, FPGA
      1. VHDL-based simulation TestBench
        1. behavioral high-level simulation
          2. Gate-level simulation
            1. Run simulation
          3. LAB test & measurements
        2. Circuit_1.vhd
          1. writing a text file scriptum editor
            1. equation
            2. schematic entry translation
              1. schematic
              Show full summary Hide full summary

              Want to create your own Mind Maps for free with GoConqr? Learn more.

              Similar

              Descripción de hardware en VHDL
              BENIGNO MUÑOZ
              MINISTERIO DE CULTURA
              Raúl Espiña
              Pensamiento Lógico Computacional
              Bosco Cortés
              EXAMEN 3
              wilson ac
              VHDL
              Fabian Fonseca Edgar
              Matters of Life and Death GCSE
              kate.siena
              GCSE CHEMISTRY UNIT 2 STRUCTURE AND BONDING
              ktmoo.poppypoo
              Cell Structure
              megan.radcliffe16
              PSBD TEST 1
              Mwebaze Green
              Repaso prueba Revalida Enfermeria 2016 Parte:2
              Rodrigo Lopez
              1PR101 2.test - Část 16.
              Nikola Truong
              Browse Library